Abstract-Memristor based neural networks have great potentials in on-chip neuromorphic computing systems due to the fast computation and low-energy consumption. However, the imprecise properties of existing memristor devices generally result in catastrophic failures for the network in-situ training, which significantly impedes their engineering applications. In this work, we design a novel learning scheme that integrates stochastic sparse updating with momentum adaption (SSM) to efficiently train the imprecise memristor networks with high classification accuracy. The SSM scheme consists of: (1) a stochastic and discrete learning method to make weight updates sparse; (2) a momentum based gradient algorithm to eliminate training noises and distill robust updates; (3) a network re-initialization method to mitigate the device-to-device variation; (4) an update compensation strategy to further stabilize the weight programming process. With the SSM scheme, experiments show that the classification accuracy on multilayer perceptron (MLP) and convolutional neural network (CNN) improves from 26.12% to 90.07% and from 65.98% to 92.38%, respectively. Meanwhile, the total numbers of weight updating pulses decrease 90% and 40% in MLP and CNN, respectively, and the convergence rates are both 3× faster. The SSM scheme provides a high-accuracy, low-power, and fast-convergence solution for the in-situ training of imprecise memristor networks, which is crucial to future neuromorphic intelligence systems.
I. INTRODUCTION
Recently, the field of neuromorphic computing has witnessed substantial advances in artificial intelligence applications achieved by deep neural networks (DNNs), such as image classification [1] , speech recognition [2] and game playing [3] . DNNs gain powerful generalization capabilities by their massive tunable weights, which are such data-intensive that the computation efficiency is usually limited by the memory access. Some DNN accelerators [4] and neuromorphic chips [5] , [6] are designed with application-specific integrated circuit (ASIC) to alleviate the memory access bottleneck to speed up the computation. However, the synaptic weights are still stored in random access memories (RAM) rather than directly encoded by the states of emerging analogue devices. Such analogue device assembled systems are believed to achieve significant speedup and power reduction for on-chip deployments of DNNs [7] .
One of the most attractive devices is two-terminal memristor, which offers the advantages of high density, fast speed and Y. Wang and S. Wu contribute equally to this work. Corresponding to: lpshi@mail.tsinghua.edu.cn low-power consumption [8] . The conductance of a memristor can be programmed by update voltage pulses or read by lowamplitude reading voltage pulses [9] . Therefore, the weights in memristor based neural networks could be accessed and tuned locally, which is extremely suitable for the DNN hardware representation. As shown in Figure 1 , when implemented in the crossbar structure, memristor arrays are ideal substrates that directly perform multiply-accumulate operations (MACs) at the weight locations. This parallel computing character speeds up the training and inference of DNNs with very low-energy consumption, providing promising computing paradigm for neuromorphic computing systems [7] - [9] .
From engineering design perspective, ideal characteristics, including low variability, stable analogue conductance levels and linear updating behaviors, are desired for synaptic memristor devices [10] . However, existing memristor devices have substantial non-ideal characteristics ( Figure 2 ) [11] , such as device-to-device (D2D) variation, pulse-to-pulse (P2P) variation, dynamic range (on/off ratio) variation, and reading noises, which lead to the imprecise encoding of network weights and the corresponding computation. The conductance of memristors is usually determined by the formation and rupture of conductive filaments, which is a relatively stochastic process [12] . Thus, these non-ideal properties are natural and cannot be eliminated at least in the near future. Besides, the updating process of the conductance is nonlinear, asymmetric, and limited-precision (caused by discrete pulse width) [11] . These properties discussed above generally lead to nonconvergence when training real memristor neural networks.
It is highly desirable to explore an effective solution for the in-situ training on imprecise memristor networks. To this end, we design an efficient and general in-situ training solution for g 11 x 1j
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x 2O imprecise memristor neuromorphic systems. Our contributions are twofold: (1) We build a simulator to quantitatively analyze the effects of various characteristics in memristor based networks. The simulator supports various neural network models and is easy to be inserted into deep learning frameworks. We find that the accuracy degradation is mainly caused by the nonreading updating scheme, pulse width precision, and the D2D variation. (2) We propose a learning scheme that integrates stochastic sparse updating with momentum adaption (SSM) to significantly improve the accuracy and learning efficiency of imprecise memristor networks. The effectiveness of our SSM scheme is demonstrated on various networks and datasets. For MLP on MNIST [13] dataset, the network accuracy improves from 26.12% to 90.07%, and the number of updating pulses decreases 90%. For CNN on Fashion [14] dataset, the network accuracy improves from 65.98% to 92.38%, and the number of updating pulses decreases 40%. Meanwhile, the convergence rates of the MLP and the CNN are both 3× faster. 
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II. RELATED WORK
In previous studies, learning schemes that consider all of the non-ideal memristor network properties were rarely reported. The reports of multiple devices for each synaptic weight [15] and additional random sparse adaption (RSA) network [16] were proposed to alleviate the effects of D2D variations. However, these designs increase the circuit overheads and hinder the network size. Some complicated programming schemes were also proposed to improve the precision of weight updates, such as non-identical programming pulses scheme [17] and closed-loop update scheme [18] . However, the non-identical programming pulses scheme could not be applied with the parallel weight updating method [19] , which significantly increases the training latency. The closed-loop update scheme needs several programming cycles to approach the target precision, which extremely increases the number of updating pulses and leads to high latency and energy consumption. Moreover, both schemes need a (or several) read step(s) before weight programming, which inevitably complicate the peripheral circuitry design. A threshold weight update scheme was also proposed to suppress the effects of nonlinear weight changing [20] , while other memristor characteristics were not considered, such as the variation of D2D and P2P.
III. DEVICE MODEL
Memristors are usually metal-insulator-metal structured with two-terminals. Their conductance is generally determined by the filaments formed by active metal atoms or oxygen vacancies [12] , as shown in Figure 3a . The number of the filaments or, equivalently, the area covered by the filaments inside a memristor can be tuned by the external electric field, thus the conductance (weight) of a memristor could be programmed by voltage pulses. In this work, we use a state parameter ω ∈ [0, 1] to describe the area covered by filaments in memristors. The dynamic change of ω in response to the external voltage V is modeled by Equation 1, which is verified by the experimental data [21] :
Where the k, µ 1 , µ 2 are positive parameters determined by the material of memristors, k is the ion hopping distance, µ 1 and µ 2 are the hopping barrier heights.
In Equation 1 , the exponential dependence dynamic of V and ω allows memristors to be read at a low amplitude pulse (e.g., bellow 0.1V), which negligibly disturbs their states (the dω/dt is small). On the other hand, using high amplitude pulses will program the ω of the device. During programming process, the potentiation pulses or depression pulses are identical with fixed amplitudes (V p /V d ) and widths (T p /T d ), which makes the training process simple and suitable for engineering purpose (Table I) . However, as shown in Figure 3b , the tradeoff is that the device state changes in a nonlinear and discrete (limited pulse width precision) manner. The current I through the memristor can be modeled [21] by
Where γ, δ, α, β are positive parameters determined by the material, γ is the effective tunneling distance, δ is the tunneling barrier, α is the depletion width of the Schottky barrier region and the β is the Schottky barrier height. The details of parameters used in the model are shown in Table I . In Equation 2 , the voltage and current of a memristor is approximately linear-correlated at low voltage (e.g., bellow 0.1V), then the reading conductance is approximately a constant. Thus we chose the reading voltage V r as 0.05V and the input voltage during learning is below 0.1V.
For real memristors, due to fabrication nuances, the conductance update behaviors are different among different devices. To quantify this D2D variation, we assume that the initial parameters in Equations 1 and 2 of different devices vary according to Gaussian distributions [21] , [22] . The mean values and standard deviations of each parameter are shown in Table I . The standard deviation of each parameter is represented as a percentage of its mean value. Besides the D2D variation, P2P variation is also an important non-ideal property of real memristors. To quantify the P2P variation, we assume that P2P variation is 10% of the D2D variation. Because of the variations derived from D2D and P2P, the dynamic range (on/off ratio) between maximum and minimum conductance of each device also differs. Figure 4 shows the simulation results with all non-ideal characteristics under voltage pulses. 
IV. NON-IDEAL EFFECTS ON MEMRISTOR NETWORKS
A. Simulator for Non-ideal Memristor Networks
As shown in Figure 1 , since MACs can be directly mapped into memristor networks, both the forward and backward process can be performed directly by hardware memristor networks. To quantify the effects of the non-ideal characteristics, we build a one-to-one correspondent simulator based on TensorFlow [23] for representations of memristor networks and evaluations of their performances. The general dataflow during the simulation is shown in Figure 5 .
In our simulation, the parameters of each memristor are defined as collections P and their mean values are defined asP (Table I) . For the network initialization, the P of each memristor among the network are according to a Gaussian distribution. In this condition, each device has its own parameters P ij , where i and j denotes the row and column index in memristor array. Although the initial ω is same for each device (0.5), individual P ij leads to an approximate Gaussian distribution of the initial conductance among all memristors. The input vector x in is mapped into the amplitude of the voltage pulse V in by
Since x in is normalized to [0, 1], the V in ∈ [0, 0.1], which ensures that V in negligibly disturbs the state of the memristor.
The current collected at the output of each column j in the network array can be obtained as:
where the parameters are the P ij of each memristor.
For the hardware representation of MACs, the elements values g ij of a matrix M , which represent the weights of the network synapses, are mapped into the conductance values G ij of the memristor:
WhereḠ max andḠ min are mean values of maximum and minimum conductance. Since the properties of each memristor are not expected to be measured during the mapping, all parameters in Equation 5 are the mean values of memristor array, i.e.,P in Table I . Then MACs are executed and the output results y j should be mapped by the current:
For multi-layer networks, we continue the inference process until the final output layer and calculate the training error. Through the naive error back-propagation algorithm in TensorFlow, the weight update value ∆g ij corresponding to the mapped g ij for each memristor is calculated. Once obtaining ∆g ij , the programming pulse time t ij can be calculated. Our simulator has two types weight updating scheme: openloop and closed-loop. In order to reduce the complexity of peripheral circuits, latency and energy overheads, memristors are expected to be tuned in an open-loop scheme without reading their states:
where N is an amplification coefficient. In previous studies [24] , N is generally set as the pulse number required to switch the memristor between minimum and maximum conductance, e.g., 64. For real memristor systems, the programming pulse number n ij should be rounded because of the fixed programming pulse width. On the other hand, the closed-loop scheme provides a relatively precise updating. In our simulation configuration, the closed-loop updating requires just one reading step before programming to check the memristor conductance G ij :
The state ω ij of the memristor is
The expected update state ∆ω ij of the memristor is:
Therefore, the programming pulse time t ij can be obtained as
It should be pointed out that, due to the reading step, the parameters in Equation 8 is the P ij of each memristor. As for the next Equations 9-11, the parameters are the mean value of each parameterP in Table I due to the fact that the properties of each memristor are not measured during learning.
Finally, the memristors are programmed by the voltage pulses. The dynamics of the memristor are determined by Equation 1. To introduce the P2P variation into the model, the parameters P ij of one memristor randomly change under a Gaussian distribution before each pulse.
B. Ablation Studies of Non-Ideal Characteristics
We test the aforementioned simulator with various optional characteristics in real memristor-based MLP and CNN. The MLP has a 3-layer structure with 784 input neurons, 256 hidden neurons and 10 output neurons. The CNN has a LeNet-5 structure [13] with two convolution layers and two fullyconnected layers. We use the MNIST and Fashion datasets to test the network performance of MLP and CNN, respectively. Because of the on/off ratio of memristors, the weight values mapped by them are also limited. In our model, the expectations of maximum and minimum conductance are mapped into the weight +1 and -1 (Equation 5), respectively. While for vanilla networks based on software platform, the synaptic weight have no range limitation. We evaluate the effects of limited weight range on the non-variation memristor network. In this condition, the variation of D2D and P2P are ignored so that the mapped weights only range in [-1, +1], and the weight update scheme is closed-loop. As shown in Figure 6a , ablation experiments indicate that the range limitation has little effect on the network performance for both MLP and CNN.
For the P2P variation, we chose the parameters in Table I as a baseline (existing devices), and zoomed them exponentially to study the effects on the network. In this condition, the weight update scheme is closed-loop and the variation of D2D is ignored. As shown in Figure 6b , the MLP can tolerate up to 2× P2P variation baseline and the CNN can tolerate up to 5×. This is contributed to the high robustness of neural networks. We conclude that the single P2P variation is not a major factor for the memristor network accuracy degradation. For practical online learning applications of memristor networks, an open-loop weight update scheme is much more attractive than the closed-loop scheme due to its non-reading and fast update properties. We studied the effect of the update coefficient N on the network performance in the open-loop scheme. In this condition, the update pulses are rounded to integral numbers, and the variation of D2D and P2P are ignored. As shown in Figure 7a , the results show that a relatively small N (e.g., 2) can improve the accuracy in both MLP and CNN, rather than setting it as the pulse number required to switch the memristor between the minimum and maximum conductance (e.g., 64). Through Equation 7 , we find that coefficient N plays a similar role as the learning rate during training. Like the learning rate, an overlarge N may lead to an unstable training process or even non-convergence. On the other hand, a local minimum result occurs if N is too small, which is also undesirable for the network performance. Meanwhile, the network accuracy still decays by a large margin even after the optimization. This is due to the inaccurate updates during the open-loop scheme, especially when applying the pulse number rounding. As shown in Figure 7b , due to the discrete pulse number, the impact of a depression (potentiation) pulse is widely different from a potentiation (depression) one at the maximum (minimum) conductance. This asymmetric behavior is further detailed in Figure 7c , where the weight decays towards a center value under identical alternating potentiation and depression pulses. This nonlinear and asymmetric weight update properties seriously degrade the accuracy of the network. A shorter programming pulse width (T p/d ) can reduce this effect. We chose the pulse widths in Table I as a baseline (existing devices, 2 0 in Figure 7d ), and narrowed them exponentially to study the effects on the network. As shown in Figure 7d , a shorter pulse width results in a higher accuracy. However, if the programming pulse is too short, the state of a memristor would not change, which is called the delay time [8] . Thus, the pulse width is not supposed to be less than that in baseline. For the D2D variation, we chose 10% of the D2D variation in Table I as a baseline (existing devices), and exponentially zoomed them to study the effects on the network. In this condition, the weight update scheme is closed-loop and the variation of P2P is ignored. As shown in Figure 8 , both the MLP and the CNN exhibit tolerances to the D2D variation, which are weaker than the P2P variation in Figure 6b . We find that the accuracy degradation is mainly caused by the weight initialization, which is crucial for training DNNs [25] . D2D variation broadens initial weight distribution, thus resulting in an improper starting point of the network training. To eliminate this effect, we design a re-initialization method (see Section V-A). With the re-initialization, both the MLP and the CNN can be further enhanced to tolerate up to 2× D2D variation baseline. However, if the D2D is too large (e.g., 5× D2D variation baseline), the network accuracy would also be significantly declining. Since the D2D variation of existing devices is close to the baseline, our re-initialization method is powerful enough.
Considering all the non-ideal characteristics discussed above, the network accuracy decreases to extremely low levels or even non-convergence: 26.12% for MLP and 65.98% for CNN. As summarized in Table II , through the comparisons of accuracy drops in the above ablation studies, we conclude that the degradation in real imprecise memristor networks is caused by three major factors: the open-loop update scheme, the pulse width precision, and the D2D variation. V. STOCHASTIC SPARSE LEARNING WITH MOMENTUM ADAPTATION (SSM) Based on the simulation results, we design an SSM scheme to address these issues in the non-ideal memristor network training and enable the network to converge with high performance. The SSM scheme are decomposed as follows.
A. Re-initialization
A suitable uniform or Gaussian weight initialization with proper variation is benefit for the neural network forward and backward propagation. Thus, we design a simple reinitialization method to reduce the effect of the D2D variation on the network initialization, as shown in Table III.   TABLE III  RE-INITIALIZATION OF THE MEMRISTOR NETWORK. 1 Read memristor conductance G, map it to network weight g.
2
Gaussian re-initialization:
apply a depression pulse else apply a potentiation pulse Uniform re-initialization: is the boundary (e.g., 0.1) if g ij >= apply a depression pulse else if g ij <= − apply a potentiation pulse 3 Read and calculate the standard deviation of all synaptic weights.
4 Repeat 2 and 3 until suitable standard deviation occurs.
B. Momentum Based Gradient Method
Due to the non-ideal characteristics of memristor networks, training based on the naive stochastic gradient descent (SGD) usually leads to non-convergence. Therefore, we introduce a momentum m into the SGD, named as momentum-based SGD (m-SGD) [1] in the SSM scheme. As shown in Figure 9a , each synaptic cell keeps an exponentially weighed average of all previous gradients during training, such that:
Where η is the learning rate, v is the momentum coefficient defined in [0, 1]. This averaged gradient update can smooth the weight evolution process by filtering out harmful noises that contains little information during one iteration, and distills robust updates that indicate the right directions, which leads to faster and better convergence during training.
C. Stochastic Rounding Method
When the N is small, e.g., 2, as suggested by the experiment results in Figure 7a , the programming pulse number n for each cell in one iteration is scaled to a small order of magnitude, e.g., [0.01, 0.1] and later smoothed by momentum m. Then the pulse width is usually too narrow for practical implementation. In the SSM scheme, as shown in Figure 9b , we apply a stochastic rounding method with Bernoulli {0, 1} to quantize the pulse number [26] , otherwise a deterministic rounding will always result in zero pulse:
Where p denotes the probability of applying one update pulse on the memristor. The small order of magnitude N makes the update number n extremely sparse, where only relatively significant weight update ∆g can affect a pulse during training.
D. Compensation Update Method
To further mitigate the asymmetric update behavior and improve the precision of the weight update, a compensation method is designed when weights are near the maximum or minimum conductance (Figure 9c ). The current state ω ij , the expected update state ∆ω ij of the memristor and the λ can be calculated by Equations 9-11. Then the compensation programming pulse time t c can be obtained as:
Obviously, the trade-off is that the compensation needs extra pulses and at least one read operation to calculate its number. Therefore, the compensation method is optional in SSM when the application requires higher accuracy. 
VI. RESULT AND DISCUSSION
A. Performance of the Re-initialization Method
As shown in Figure 10 , by our re-initialization, the conductance of the memristor network can be tuned to a suitable narrow deviation within 40 cycles for both uniform and Gaussian scheme. And the average pulse number applied on each cell is about 4. These results indicate that the re-initialization is fast and energy-efficient, and the effects of the D2D variation can be mitigated (Figure 8) .
B. Performance of SSM the Scheme for MLP and CNN SSM significantly improves the network online learning, as shown in Figure 11 . With all of the memristor non-ideal characteristics, the network cannot converge (black line), while the network can quickly converge to a high accuracy (87.18%) with SSM scheme and a suitable momentum coefficient 0.9 (blue line). We also find that an overlarge v (e.g. 0.99) might make the training process unstable and decrease the performance, which has similar phenomenon as the update coefficient N . The accuracy can further improve to 90.07% if compensation is applied (Table IV) . We also extract typical synaptic weight update evolutions during training to visualize the role of the SSM scheme. As shown in Figure 12a , without SSM scheme, even though small updates (noises) can be cleared by the deterministic pulse rounding, the evolution of the weight still fluctuates seriously and leads to an extreme unstable training of the network. We believe this phenomenon is caused by the temporary and local learning information that is constantly changing in each iteration, which contains little explicit direction. As shown in Figure 12b , we find that the SSM scheme with a suitable momentum v can obviously decrease the programming pulses for each cell during training. Statistical results of the first 5 epochs, which contains most update events, show that less than 1% of cells are updated in one iteration. In the following epochs, very few devices need to be tuned. This sparse update can highly decrease the energy consumption, as well as stabilize the training and improve the final accuracy ( Figure 11 ). This is due to the fact that SSM scheme can distill robust updates from temporary information in one iteration and indicate the right directions of updating, which leads to a faster and better convergence.
Due to the limited pulse width precision, the synaptic weight still changes sharply at the update point (Figure 12b ), which usually indicates an imprecise updating and may hurt the overall network performance. As shown in Figure 12c , with the compensation update method, the weight changes more precisely and smoothly during training, which can further improve the network performance at the cost of reading operations and more pulses.
As shown in Figure 12d , we see that without the SSM scheme, the distribution of the weight after learning is dispersed, while the SSM scheme can narrow the weight distribution and avoid the non-convergence. All of these behaviors discussed above are also verified in the CNN training.
We summarize performance details of MLP and CNN network with the SSM scheme in Table IV . With the SSM scheme, the classification accuracy increases from 26.12% to 87.18% in MLP, and the programming pulse number in the first 5 epochs decreases 90%. As for the CNN, the classification accuracy increases from 65.98% to 90.99%, and the programming pulse number decreases 40%. The convergence rates of MLP and CNN are both 3 times faster. When the compensation method is applied, the classification accuracy can further reach to 90.07% and 92.38% for MLP and CNN, respectively, while the pulse number still approximates to that without the SSM scheme. Therefore, we conclude that our SSM scheme can significantly improve the performance of non-ideal memristor network. As shown in Figure 13 , with the compensation, the average error of the weight update is reduced and the update precision is improved. At the maximum or minimum conductance condition (ω = 0 or 1), the number of compensation pulse is much higher due to the asymmetric update behaviors of the device: when the weight is near maximum (or minimum), a depression (or potentiation) update pulse significantly decreases (or increases) the weight, while a potentiation (or depression) compensation pulse does not change the weight much. Although this large number compensation improves the precise of the weight updating, the trade-off is that the energy cost and the delay time are significantly increased, thus the compensation method is suitable for the application that is insensitive for the efficiency but demands for the high accuracy.
D. Prospects of the SSM Scheme
The SSM scheme can be constructed not only by CMOS, such as field programmable gate array (FPGA) and the ASIC chip, but also has great potentials to be implemented by two types of emerging nano-electronic devices, as shown in Figure 14 . Recently, an exponentially conductance change characteristic is found in some memristors with short-term plasticity, such as the diffusive memristors, where the momentum can be mimicked. And the stochastic rounding behavior can be also accomplished by the volatile threshold switching selector devices, due to their variation of the threshold voltage.
VII. CONCLUSION
In this work, we quantitatively analysis effects of various non-ideal characteristics in real memristor network on the performance of MLP and CNN. Meanwhile, based on the ablation studies, we design a novel SSM scheme to train the non-ideal memristor based neural network. Impressive classification accuracy is obtained with fewer epochs and programming pluses during the in-situ learning. The simulation results indicate that the SSM scheme promises a fast and low-power in-situ training solution for non-ideal memristor networks in-situ learning, which is an essential step to apply real memristor networks to practical applications.
